薄膜SOI上SiGe HBT集电结耗尽电荷和电容改进模型

摘要

文章研究了SOI衬底上SiGe npn异质结晶体管集电结耗尽电荷和电容.根据器件实际工作情况,基于课题组前面的工作,对耗尽电荷和电容模型进行扩展和优化.研究结果表明,耗尽电荷模型具有更好的光滑性;耗尽电容模型为纵向耗尽与横向耗尽电容的串联,考虑了不同电流流动面积,与常规器件相比,SOI器件全耗尽工作模式下表现出更小的集电结耗尽电容,因此更大的正向Early电压;在纵向工作模式到横向工作模式转变的电压偏置点,耗尽电荷和电容的变化趋势发生改变.SOI薄膜上纵向SiGe HBT集电结耗尽电荷和电容模型的建立和扩展为毫米波SOI BiCMOS工艺中双极器件核心参数如Early电压、特征频率等的设计提供了有价值的参考.%The SiGe heterojunction bipolar transistor （HBT） on thin film SOI is successfully integrated with SOI CMOS by ＂folded collector＂.This paper deals with the collector depletion charge and the capacitance of this structure.An optimized model is presented based on our previous research.The results show that the charge model is smoother,and that the capacitance model with considering different current flow areas,is vertical and horizontal depletion capacitances in series,showing that the depletion capacitance is smaller than that of a bulk HBT.The charge and capacitance vary with the increase of reverse collector-base bias.This collector depletion charge and capacitance model provides valuable reference to the SOI SiGe HBT electrical parameters design and simulation such as Early voltage and transit frequency in the latest 0.13μm SOI BiCMOS technology.