首页> 外国专利> Co-fabricated gate-all-around field effect transistor and fin field effect transistor

Co-fabricated gate-all-around field effect transistor and fin field effect transistor

机译:共同制造的全栅场效应晶体管和鳍式场效应晶体管

摘要

The disclosed technology generally relates to semiconductor structures and methods of forming the semiconductor structures, and more particularly to semiconductor structures related to a gate-all-around field effect transistor and a fin field effect transistor. In one aspect, a method of forming field effect transistors includes forming in a first region of a substrate a first semiconductor feature and forming in a second region of the substrate a second semiconductor feature. Each of the first and second semiconductor features comprises a fin-shaped semiconductor feature including a vertical stack of at least a first semiconductor material layer and a second semiconductor material layer formed over the first semiconductor material layer. The method additionally includes selectively etching to remove the first semiconductor material layer along a longitudinal section of the first semiconductor feature to form a suspended longitudinal first semiconductor feature of a remaining second semiconductor material layer, while masking the second region to prevent etching of the second semiconductor feature. The method additionally includes forming a gate-all-around electrode surrounding the suspended longitudinal first semiconductor feature in the first region. The method further includes forming a gate electrode on the fin-shaped second semiconductor feature in the second region.
机译:所公开的技术大体上涉及半导体结构和形成该半导体结构的方法,并且更具体地涉及与环绕栅场效应晶体管和鳍式场效应晶体管有关的半导体结构。在一个方面,一种形成场效应晶体管的方法包括:在衬底的第一区域中形成第一半导体特征,以及在衬底的第二区域中形成第二半导体特征。第一半导体特征和第二半导体特征中的每一个都包括鳍状半导体特征,该鳍状半导体特征包括至少第一半导体材料层和形成在第一半导体材料层上方的第二半导体材料层的垂直堆叠。该方法还包括选择性地蚀刻以沿着第一半导体特征的纵向截面去除第一半导体材料层,以形成剩余的第二半导体材料层的悬浮的纵向第一半导体特征,同时掩盖第二区域以防止蚀刻第二半导体。特征。该方法还包括在第一区域中形成围绕悬浮的纵向第一半导体特征的环绕栅电极。该方法还包括在第二区域中的鳍状第二半导体特征上形成栅电极。

著录项

  • 公开/公告号US10566434B2

    专利类型

  • 公开/公告日2020-02-18

    原文格式PDF

  • 申请/专利权人 IMEC VZW;

    申请/专利号US201715853136

  • 发明设计人 GEERT HELLINGS;

    申请日2017-12-22

  • 分类号H01L29/423;H01L21/3065;H01L21/308;H01L21/8238;H01L27/092;H01L29/06;H01L29/08;H01L29/165;H01L29/66;H01L29/78;H01L21/321;

  • 国家 US

  • 入库时间 2022-08-21 11:29:39

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号