首页> 外文会议>Annual Pan Pacific microelectronics symposium >Wafer Level Chip Scale Packaging Benefits for Integrated Passive Devices
【24h】

Wafer Level Chip Scale Packaging Benefits for Integrated Passive Devices

机译:晶圆级芯片尺度包装件综合无源设备的益处

获取原文

摘要

Chip scale packaing continues to draw a lot of attention for applications that require high performance or small form factor solutions. The term chip scale package (CSP) has become synonymous with "fine pitch BGA" as the distinction between a ball grid array (BGA) and some chip scale packages becomes nearly indistinguishable. The cost of chip scale packages also continues to draw attention as one of the barriers to wide scale industry adoption. Sometimes lost in the chip scale debate is the discussion about wafer level chip scale packages which offer the fastest path to small form factor, high performance, cost effective solutions.
机译:芯片规模包装继续为需要高性能或小型型材解决方案的应用程序提出很多关注。术语芯片刻度包(CSP)已成为“细间距BGA”的同义,因为球网格阵列(BGA)和一些芯片刻度包之间的区别变得几乎无法区分。芯片规模包装的成本也继续引起宽度行业采用的障碍之一。有时在芯片规模辩论中丢失是关于晶圆级芯片刻度套件的讨论,它提供了较快的小型尺寸,性能高,性能高效的解决方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号