首页> 外文会议>Annual Pan Pacific microelectronics symposium >Wafer Level Chip Scale Packaging Benefits for Integrated Passive Devices
【24h】

Wafer Level Chip Scale Packaging Benefits for Integrated Passive Devices

机译:集成无源器件的晶圆级芯片级封装优势

获取原文

摘要

Chip scale packaing continues to draw a lot of attention for applications that require high performance or small form factor solutions. The term chip scale package (CSP) has become synonymous with "fine pitch BGA" as the distinction between a ball grid array (BGA) and some chip scale packages becomes nearly indistinguishable. The cost of chip scale packages also continues to draw attention as one of the barriers to wide scale industry adoption. Sometimes lost in the chip scale debate is the discussion about wafer level chip scale packages which offer the fastest path to small form factor, high performance, cost effective solutions.
机译:对于需要高性能或小尺寸解决方案的应用来说,芯片级封装一直吸引着很多关注。芯片级封装(CSP)一词已成为“精细间距BGA”的同义词,因为球栅阵列(BGA)与某些芯片级封装之间的区别几乎无法区分。作为大规模工业采用的障碍之一,芯片级封装的成本也继续引起人们的关注。有时在芯片规模辩论中迷失的是有关晶圆级芯片规模封装的讨论,这些封装提供了通往小尺寸,高性能,高性价比解决方案的最快途径。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号