首页> 外文会议>International Symposium on Integrated Circuits >ESD protection design for high-speed circuits in nanoscale CMOS process
【24h】

ESD protection design for high-speed circuits in nanoscale CMOS process

机译:纳米CMOS工艺中高速电路的ESD保护设计

获取原文

摘要

To protect the high-speed integrated circuits from electrostatic discharge (ESD) damages, the ESD protection design of inductor-assisted silicon-controlled rectifier (LASCR) is investigated in this work. Compared with the conventional ESD protection design of dual-diode, the LASCR has better high-speed performances and higher ESD robustness. Therefore, the LASCR is very suitable for high-speed applications.
机译:为了保护高速集成电路免受静电放电(ESD)的损害,本文研究了电感器辅助可控硅(LASCR)的ESD保护设计。与传统的双二极管ESD保护设计相比,LASCR具有更好的高速性能和更高的ESD鲁棒性。因此,LASCR非常适合于高速应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号