首页> 外文会议>Conference on micromachining and microfabrication process technology >HARM Processing Techniques for MEMS and MOEMS Devices using Bonded SOI Substrates and DRIE
【24h】

HARM Processing Techniques for MEMS and MOEMS Devices using Bonded SOI Substrates and DRIE

机译:使用粘合的SOI基板和DRIE造成MEMS和MOEMS器件的处理技术

获取原文

摘要

Silicon-on-Insulator (SOI) MEMS devies (1) are rapidly gaining popularity in realising numerious solutions for MEMS, especially in the optical and inertia application fields. BCOrecently developed a DRIE trench etch, utilising the Bosch process, and refill process for high voltage dielectric iselectric isolation integrated circuits on thick SOI substrates (2,3,4). In this paper we present our ost recently developed DRIE processes for MEMS and MOEMS devices. These advanced etch techniques are initially described and their integration with silicon bonding demonstrated. This has enabled process flows that are currently being utilised to develop optical router and filter products for fibre optics telecommunications and high precision accelerometers.
机译:绝缘体上的绝缘体(SOI)MEMS Dems(1)在实现MEMS的富裕解决方案时迅速增长,特别是在光学和惯性应用领域。 Bcorecply开发了DRIE沟槽蚀刻,利用博世工艺,并再填充厚SOI基板上的高压电介质是高压电介质电气隔离集成电路(2,3,4)。在本文中,我们展示了OST最近开发了MEMS和MOEMS设备的DRIE流程。最初描述了这些先进的蚀刻技术,并证明了与硅粘合的集成。这使得目前正在使用的流程流,用于开发光学路由器和过滤器产品,用于光纤电信和高精度加速度计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号