首页> 外文会议>2019 Electron Devices Technology and Manufacturing Conference >Enabling manufacturing of sub-10nm generations of integrated circuits with EUV lithography
【24h】

Enabling manufacturing of sub-10nm generations of integrated circuits with EUV lithography

机译:利用EUV光刻技术制造10纳米以下的集成电路

获取原文
获取原文并翻译 | 示例

摘要

A throughput of >140 wph at a dose of 20 mJ/cm 2 has been achieved on our NXE:3400B EUV exposure systems with much reduced rate of source power degradation. Improvement in mask-area cleanliness has resulted in over 2,000 exposures per fall-on particle and progress on the pellicle has resulted in an EUV transmission of 83% at high source power. NXE:3400C will be available in 2019 with a throughput of >155 wph and tighter overlay specifications to further enhance EUV productivity and capability. Additionally, development of a 0.55 NA EUV exposure system has started to enable continued scaling in semiconductor manufacturing.
机译:剂量为20 mJ / cm时吞吐量> 140 wph \ n 2\n已在我们的NXE:3400B EUV曝光系统上实现,并且源功率衰减率大大降低。遮罩区域清洁度的提高导致每个掉落的粒子暴露超过2,000次,而防护膜的进步导致在高源功率下EUV透射率达到83%。 NXE:3400C将于2019年面世,吞吐能力超过155 wph,覆盖规格更加严格,以进一步提高EUV的生产率和能力。此外,已经开始开发0.55 NA EUV曝光系统,以实现半导体制造的持续规模化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号