首页> 外文期刊>IEEE Transactions on Electron Devices >Self-aligned nickel-mono-silicide technology for high-speed deep submicrometer logic CMOS ULSI
【24h】

Self-aligned nickel-mono-silicide technology for high-speed deep submicrometer logic CMOS ULSI

机译:自对准镍单硅化物技术用于高速深亚微米逻辑CMOS ULSI

获取原文
获取原文并翻译 | 示例

摘要

A nickel-monosilicide (NiSi) technology suitable for a deep sub-micron CMOS process has been developed. It has been confirmed that a nickel film sputtered onto n/sup +/- and p/sup +/-single-silicon and polysilicon substrates is uniformly converted into the mono-silicide (NiSi), without agglomeration, by low-temperature (400-600/spl deg/C) rapid thermal annealing. This method ensures that the silicided layers have low resistivity. Redistribution of dopant atoms at the NiSi-Si interface is minimal, and a high dopant concentration is achieved at the silicide-silicon interface, thus contributing to low contact resistance. This NiSi technology was used in the experimental fabrication of deep-sub-micrometer CMOS structures; the current drivability of both n- and p-MOSFET's was higher than with the conventional titanium salicide process, and ring oscillator constructed with the new MOSFET's also operated at higher speed.
机译:已经开发了适用于深亚微米CMOS工艺的单硅化镍(NiSi)技术。已经证实,溅射到n / sup +/-和p / sup +/-单晶硅和多晶硅衬底上的镍膜会通过低温(400)均匀地转化为单硅化物(NiSi),而不会发生团聚-600 / spl deg / C)快速热退火。该方法确保硅化层具有低电阻率。掺杂原子在NiSi-Si界面处的重新分布极少,并且在硅化物-硅界面处实现了高掺杂浓度,因此有助于降低接触电阻。该NiSi技术用于深亚微米CMOS结构的实验制造; n-和p-MOSFET的电流驱动性均高于传统的硅化钛工艺,并且使用新型MOSFET构造的环形振荡器的运行速度也更高。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号