首页> 外文期刊>IEEE Transactions on Electron Devices >Effects of erase source bias on Flash EPROM device reliability
【24h】

Effects of erase source bias on Flash EPROM device reliability

机译:擦除源偏置对Flash EPROM器件可靠性的影响

获取原文
获取原文并翻译 | 示例

摘要

This paper is concerned with the effects of the source bias during the erase operation on the reliability of Flash EPROM devices. It will be shown that positive charge in the tunnel oxide, mostly generated by the erase operation, is a major cause of the unintentional charge loss/gain mechanisms that disturb the data content of the memory cell. The effects of the erase source bias are evaluated in the context of the positive oxide charge generation and the resulting enhancement of the gate current that causes the data loss. An optimal source bias during erase, around 2 V for our samples, is shown to cause the least positive oxide charge. A model based on the band-to-band tunneling-induced hole generation in Si and subsequent hole injection during the erase operation is presented and discussed.
机译:本文关注擦除操作期间源极偏置对Flash EPROM器件可靠性的影响。可以看出,隧道氧化物中的正电荷主要由擦除操作产生,是造成存储单元数据内容无意的电荷丢失/增益机制的主要原因。在产生正氧化物电荷以及由此导致数据丢失的栅极电流增强后,评估擦除源偏置的影响。对于我们的样品,擦除期间的最佳源极偏压约为2 V,显示出的正氧化物电荷最少。提出并讨论了基于带内隧穿引起的Si中空穴产生以及随后的擦除操作中空穴注入的模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号