Modeling Failure Modes for Chip-Package Interactions and Package Level Reliability

摘要

This paper discusses prediction methodologies for flip chip die and package level reliability. The mechanical process for several failure modes are discussed with examples of die cracking, bump fatigue, white bumps and package warpage. Modeling methodologies for each of the failure modes are discussed. Possible mitigation strategies and options at the package level and how to model them are explored.