A new methodology for characterization of signal Integrity in deep submicron CMOS

摘要

This paper aims at presenting a novel sensor for on-chip measurements of very high frequency parasitic signals. The sampling circuit is implemented directly on the chip under test. We describe the use of this sensor for the measurement of signal propagation and crosstalk induced delay on integrated circuit interconnects and present experimental results.