首页> 外国专利> Performance in pfet - transistors with a metal gate stack with a large ε by improving of the dopant one chlusses

Performance in pfet - transistors with a metal gate stack with a large ε by improving of the dopant one chlusses

机译:通过改善一类掺杂剂在具有大ε的金属栅堆叠的pfet晶体管中的性能。

摘要

A method with:Introduction of a diffusion of the blocking ends in a semiconductor region of a p - channel transistor;Forming a threshold value setting ends of semiconductor material on the semiconductor region, wherein the semiconductor region has the diffusion blocking locations;Forming a gate electrodes structure on the threshold value setting ends of semiconductor material, wherein the gate electrodes structure is a gate dielectric material comprises a first and second electrode material of the gate electrodes structure of a channel region in the threshold value setting separates the ends of semiconductor material;Introduction of dopants for drain - and source expansion regions - and the drain and source regions; andHeating of the p - channel transistor with the use of the diffusion blocking locations for suppressing a dopant diffusion under the channel region.
机译:一种方法,该方法包括:在p沟道晶体管的半导体区域中引入阻挡端的扩散;在所述半导体区域上形成半导体材料的阈值设定端,其中,所述半导体区域具有扩散阻挡位置;形成栅电极。在所述半导体材料的阈值设定端上的结构,其中所述栅电极结构是栅介电材料,包括在所述阈值设定中将沟道区的栅电极结构的第一电极材料和第二电极材料分开的所述半导体材料的端部;用于漏极和源极扩展区以及漏极和源极区的掺杂剂;使用扩散阻挡位置加热p-沟道晶体管,以抑制在沟道区下方的掺杂剂扩散。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号