首页> 外国专利> Fully depleted SOI device with buried doped layer

Fully depleted SOI device with buried doped layer

机译:具有掩埋掺杂层的全耗尽SOI器件

摘要

This invention relates to a process for the manufacture of a semiconductor device, the method comprising: providing a first substrate a step, forming a doped layer in the surface region of the first substrate, forming a buried oxide layer on the doped layer, forming a semiconductor layer on the buried oxide layer to obtain a SeOI wafer, the SeOI while maintaining the buried oxide layer and the semiconductor layer in a second region of the wafer, removing the buried oxide layer and the semiconductor layer from the first region of the SeOI wafer, forming a top transistor in the second region , and the bottom transistor in the first region, more specifically, forming a recessed channel array transistor, forming a p- channel, and / or n- channel transistor in the second region is the doped layer or in forming a doped layer by the back gate and the transistor in the first region, more specifically, forming a recessed channel array transistor has a source, or by the doped layer in said doped layer and and forming a drain region.
机译:半导体器件的制造方法技术领域本发明涉及一种半导体器件的制造方法,该方法包括:向第一衬底提供以下步骤:在第一衬底的表面区域中形成掺杂层;在该掺杂层上形成掩埋氧化物层;以及掩埋氧化物层上的半导体层以获得SeOI晶片,SeOI同时将掩埋氧化物层和半导体层保持在晶片的第二区域中,从SeOI晶片的第一区域去除掩埋氧化物层和半导体层在第二区域中形成顶部晶体管,在第二区域中形成底部晶体管,更具体地,在第二区域中形成凹陷的沟道阵列晶体管,形成p沟道和/或n沟道晶体管是掺杂层。或在第一区域中通过背栅和晶体管形成掺杂层时,更具体地,形成具有源极的凹型沟道阵列晶体管,或在所述掺杂物中形成掺杂层层并形成漏极区。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号