首页> 外国专利> Packaged Semiconductor Die with Bumpless Die-Package Interface for Bumpless Build-Up Layer (BBUL) Packages

Packaged Semiconductor Die with Bumpless Die-Package Interface for Bumpless Build-Up Layer (BBUL) Packages

机译:具有无凸点封装接口的封装半导体芯片,适用于无凸点构建层(BBUL)封装

摘要

A packaged semiconductor die with a bumpless die-package interface and methods of fabrication are described. For example, a semiconductor package includes a substrate having a land side with a lowermost layer of conductive vias. A semiconductor die is embedded in the substrate and has an uppermost layer of conductive lines, one of which is coupled directly to a conductive via of the lowermost layer of conductive vias of the substrate. In another example, a semiconductor package includes a substrate having a land side with a lowermost layer of conductive vias. A semiconductor die is embedded in the substrate and has an uppermost layer of conductive lines with a layer of conductive vias disposed thereon. At least one of the conductive lines is coupled directly to a conductive via of the semiconductor die which is coupled directly to a conductive via of the lowermost layer of conductive vias of the substrate.
机译:描述了具有无凸点裸片-封装界面的封装半导体裸片及其制造方法。例如,半导体封装件包括具有焊盘面的衬底,该焊盘面具有最下层的导电通孔。半导体管芯嵌入衬底中,并具有最上层的导线,其中一层直接耦合到衬底的最下层的导电通孔中的一个导电通孔。在另一示例中,半导体封装包括具有焊盘侧的衬底,该焊盘侧具有最下层的导电通孔。半导体管芯嵌入衬底中,并具有最上层的导线,其上设置有一层导电通孔。导线中的至少一个直接耦合到半导体管芯的导电通孔,该半导体管芯直接耦合到衬底的导电通孔的最下层的导电通孔。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号