首页> 外国专利> Method for building up a fan-out RDL structure with fine pitch line-width and line-spacing

Method for building up a fan-out RDL structure with fine pitch line-width and line-spacing

机译:具有细间距线宽和线距的扇出RDL结构的构建方法

摘要

A semiconductor device has a semiconductor die and an encapsulant deposited over the semiconductor die. A first insulating layer is formed over a first surface of the encapsulant and an active surface of the semiconductor die. A second insulating layer is formed over a second surface of the encapsulant opposite the first surface. A conductive layer is formed over the first insulating layer. The conductive layer includes a line-pitch or line-spacing of less than 5 μm. The active surface of the semiconductor die is recessed within the encapsulant. A third insulating layer is formed over the semiconductor die including a surface of the third insulating layer coplanar with a surface of the encapsulant. The second insulating layer is formed prior to forming the conductive layer. A trench is formed in the first insulating layer. The conductive layer is formed within the trench.
机译:半导体器件具有半导体管芯和沉积在半导体管芯上方的密封剂。在密封剂的第一表面和半导体管芯的有源表面上方形成第一绝缘层。在密封剂的与第一表面相对的第二表面上方形成第二绝缘层。在第一绝缘层上方形成导电层。导电层包括小于5μm的线距或线距。半导体管芯的有源表面凹进密封剂内。在半导体管芯上形成第三绝缘层,该第三绝缘层包括第三绝缘层的表面与密封剂的表面共面。在形成导电层之前形成第二绝缘层。在第一绝缘层中形成沟槽。导电层形成在沟槽内。

著录项

  • 公开/公告号US9978700B2

    专利类型

  • 公开/公告日2018-05-22

    原文格式PDF

  • 申请/专利权人 STATS CHIPPAC LTD.;

    申请/专利号US201414305640

  • 发明设计人 YAOJIAN LIN;

    申请日2014-06-16

  • 分类号H01L23/31;H01L21/56;H01L23;

  • 国家 US

  • 入库时间 2022-08-21 12:58:04

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号