首页> 外文OA文献 >Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes
【2h】

Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes

机译:铜化学机械抛光工艺中图案依赖性的芯片级建模

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Chemical mechanical polishing (CMP) has become a necessary processing step in the fabrication of copper interconnects. Copper CMP is recognized to suffer from pattern dependent problems such as dishing and erosion, which cause increased line resistance and non-uniformity within the die. The non-uniformity on one metal level can lead to cumulative non-uniformity on higher metal levels, leading to potential integration and manufacturing problems. Predictive pattern dependent models of copper CMP processes are therefore highly desirable for predicting dishing and erosion on random layouts, assessing the effectiveness of dummy fills in minimizing within-die non-uniformity, aiding in the generation of smart interconnect design rules, and identifying potential bulk copper clearing problems in multi-level metallization designs. In this thesis, the first predictive semi-physical chip-scale pattern dependent model for copper CMP processes is developed. A comprehensive model calibration methodology for any multi-step copper CMP process is also developed. The model takes into account the initial long range electroplated topography, the effective pattern density, and the initial local step heights within the arrays. The model also accounts for the temporal evolution of the bulk copper thickness during CMP, the temporal evolution of dishing and erosion, and the layout dependencies of dishing and erosion. A three step conventional copper CMP process experiment and a single step abrasive-free copper CMP process experiment are performed to test the accuracy of the model and the calibration methodology.
机译:化学机械抛光(CMP)已成为制造铜互连件的必要加工步骤。铜CMP被认为会遭受图案相关问题的影响,例如凹陷和腐蚀,这些问题会导致线路电阻增加以及芯片内的不均匀性。一种金属水平上的不均匀性可能导致较高金属水平上的累积不均匀性,从而导致潜在的集成和制造问题。因此,非常需要铜CMP工艺的与预测模式相关的模型,以预测随机布局上的凹陷和腐蚀,评估虚设填充在最小化芯片内部不均匀性,帮助生成智能互连设计规则以及识别潜在体积方面的有效性。多级金属化设计中的铜清除问题。本文建立了铜CMP工艺的第一个预测的半物理芯片级模式依赖模型。还开发了适用于任何多步铜CMP工艺的综合模型校准方法。该模型考虑了初始远程电镀形貌,有效图案密度以及阵列内的初始局部台阶高度。该模型还考虑了CMP过程中大块铜厚度的时间演变,凹陷和腐蚀的时间演变以及凹陷和腐蚀的布局相关性。进行了三步常规铜CMP工艺实验和单步无磨铜CMP工艺实验,以测试模型和校准方法的准确性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号