首页> 外文OA文献 >Technology-generic tool for interconnect reliability projections in 3D integrated circuits
【2h】

Technology-generic tool for interconnect reliability projections in 3D integrated circuits

机译:用于3D集成电路中互连可靠性预测的技术通用工具

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Recent developments in semiconductor processing technology has enabled the fabrication of a single integrated circuit (IC) with multiple device-interconnect layers or wafers stacked on each other. This approach is commonly referred to as the 3D integration of ICs. Although there has been significant research on the impact of 3D integration on chip size, interconnect delay, and overall system performance, the reliability issues in the 3D interconnect arrays are largely unknown. In this research, a novel Reliability Computer Aided Design (RCAD) tool ERNI-3D has been developed for reliability analysis of interconnects in a 3D IC. Using this tool, circuit designers can get interactive feedback on the reliability of their circuits associated with electromigration, 3D bonding, and joule heating. Based on a joint probability distribution, a full-chip reliability model combines all reliability figures from different components to give a useful number for the designers' reference. This initial version of ERNI-3D treats 3D circuits with two wafers or device-interconnect layers in the stack. However, the data-structures and algorithms in the tool are generic enough to make it compatible with 3D circuits with more than two device-interconnect layers, and to allow incorporation of more sophisticated reliability models in the future. Since 3D integration technology is not yet widespread, and no CAD tool supports IC layouts for such a technology, a novel layout methodology has been implemented in 3DMagic by extending MAGIC, a widely used layout editor in academia. Apart from the CAD tool work, this research has also led to the development of, and interesting experiments with, some 3D circuits for testing ERNI-3D. The test circuits investigated are a 3D 8-bit adder and an FPGA.
机译:半导体处理技术的最新发展使得能够制造具有彼此堆叠的多个器件互连层或晶片的单个集成电路(IC)。这种方法通常称为IC的3D集成。尽管已对3D集成对芯片尺寸,互连延迟和整体系统性能的影响进行了大量研究,但3D互连阵列中的可靠性问题仍然未知。在这项研究中,开发了一种新颖的可靠性计算机辅助设计(RCAD)工具ERNI-3D,用于3D IC中互连的可靠性分析。使用此工具,电路设计人员可以获得有关其与电迁移,3D键合和焦耳加热相关的电路可靠性的交互式反馈。基于联合概率分布,全芯片可靠性模型结合了来自不同组件的所有可靠性数据,从而为设计人员提供了有用的参考。 ERNI-3D的初始版本处理3D电路,其中有两个晶片或堆叠中的设备互连层。但是,该工具中的数据结构和算法具有足够的通用性,可以与具有两个以上设备互连层的3D电路兼容,并允许将来集成更复杂的可靠性模型。由于3D集成技术尚未普及,并且尚无CAD工具支持该技术的IC布局,因此通过扩展MAGIC(学术界广泛使用的布局编辑器),在3DMagic中实现了一种新颖的布局方法。除了CAD工具之外,这项研究还导致开发了一些用于测试ERNI-3D的3D电路并进行了有趣的实验。研究的测试电路是3D 8位加法器和FPGA。

著录项

  • 作者

    Alam Syed Mohiul 1975-;

  • 作者单位
  • 年度 2001
  • 总页数
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号