Assembly reliability of CSPs with various chiip sizes by accelerated thermal and mechanical cycling test

摘要

A JPL-led chip scale package (CSP) Consortium, composed of team members representing government agencies and private companies, recently joined together to pool in-kind resources for developing the quality and reliability of chip scale packages (CSPs) for a variety of projects.