首页> 外文期刊>Mathematics and computers in simulation >On the design of the channel region in 4H-SiC JBS diode through an analytical model of the potential barrier
【24h】

On the design of the channel region in 4H-SiC JBS diode through an analytical model of the potential barrier

机译:在4H-SiC JBS二极管中的沟道区设计通过潜在屏障的分析模型

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we propose a tool for the design of 4H-polytype Silicon Carbide Junction Barrier Schottky, JBS, diodes, which are promising devices for their low on-state resistance and their high blocking voltage. Our tool calculates the width of the channel region in terms of the geometrical and physical parameters and of the doping concentration in order that the device shows forward electrical characteristics similar to that of Schottky Barrier Diode. Their operating principle is defined by the control of the flow of electron carriers through a potential barrier, which is located in the n-type region under the Schottky metal contact surrounded by the p~+-type regions. Indeed, if the electric fields of the p~+-n junctions extend for the whole channel region under equilibrium conditions, the height of the induced potential barrier can be higher than that of the conventional Schottky built-in potential and can affect the electrical characteristics of the device, for example increasing the turn-on voltage. Although they have been firstly developed in Silicon technology, 4H-SiC JBS diodes are easier to fabricate because the electric fields of 4H-SiC p-n junctions have a wider space charge region for the same values of the doping concentrations with respect to Si JBS devices, resulting in a more relaxed design constrain of the channel geometry. Our analytical model can calculate the potential barrier height as function of the geometrical and physical parameters of the device and can evaluate the maximum channel width for which the potential barrier is higher than Schottky built-in voltage. The analytical results are compared through numerical simulations obtained from ATLAS Silvaco software.
机译:在本文中,我们提出了一种设计4H-PolyType碳化硅结屏障肖特基,JBS,二极管的工具,其是其低导通电阻及其高封闭电压的有前途的装置。我们的工具根据几何和物理参数以及掺杂浓度来计算沟道区域的宽度,以便该装置显示与肖特基势垒二极管类似的正向电特性。它们的操作原理由通过电位屏障控制电子载体的流动来定义,该托架位于由P +型区域包围的肖特基金属接触下的N型区域中。实际上,如果P〜+ -N连接的电场在平衡条件下为整个通道区域延伸,则诱导潜在屏障的高度可以高于传统的肖特基内置潜力的高度,并且可以影响电特性该装置,例如提高导通电压。虽然它们首先在硅技术中开发,但是4h-SiC JBS二极管更容易制造,因为4H-SiC PN结的电场具有相同的掺杂浓度值的更宽的空间电荷区域,即Si JBS设备,导致沟道几何形状的更加轻松的设计约束。我们的分析模型可以根据器件的几何和物理参数计算电位屏障高度,并且可以评估潜在屏障高于肖特基内置电压的最大通道宽度。通过从Atlas Silvaco软件获得的数值模拟比较分析结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号