首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Nonscan design-for-testability techniques using RT-level design information
【24h】

Nonscan design-for-testability techniques using RT-level design information

机译:使用RT级设计信息的非扫描可测性设计技术

获取原文
获取原文并翻译 | 示例

摘要

This paper presents nonscan design-for-testability (DFT) techniques applicable to register-transfer (RT)-level data path circuits. Knowledge of high-level design information, in the form of the RT-level structure, as well as the functions of the RT-level components is utilized to develop effective nonscan DFT techniques. Instead of conventional techniques of selecting flip-flops (FF's) to make systems controllable/observable, execution units (EXU's) are selected using the EXU S-graph introduced in this paper. Controllability/observability points can be implemented using register files and constants. We introduce the notion of k-level controllable and observable loops and demonstrate that it suffices to make all the loops k-level controllable/observable, k<0, to achieve very high test efficiency. The new testability measure eliminates the need by traditional DFT techniques to make all loops directly (zero-level) controllable/observable, reducing significantly the hardware overhead required and making the nonscan DFT approach feasible and effective. We discuss ways of avoiding the formation of reconvergent regions while adding test points to make loops k-level controllable/observable. We introduce dual points, which utilize the different controllability/observability levels of loops, to make one loop controllable while making another loop observable. We present efficient algorithms to add the minimal hardware possible to make all loops in the data path k-level controllable/observable, without the use of scan FF's. The nonscan DFT techniques were applied to several data path circuits. The experimental results demonstrate the effectiveness of the k-level testability measure, and the use of distributed and dual points, to generate easily testable data paths with reduced hardware overhead. The hardware overhead and the test application time required for the nonscan designs are significantly lower than for the partial scan designs. Most significantly, the experimental results demonstrate the ability of the RT-level DFT techniques to produce nonscan testable data paths, which can be tested at-speed.
机译:本文介绍了适用于寄存器传输(RT)级数据路径电路的非扫描可测试性(DFT)技术。利用RT级结构形式的高级设计信息知识以及RT级组件的功能来开发有效的非扫描DFT技术。代替选择触发器(FF)来使系统可控制/可观察的常规技术,使用本文介绍的EXU S图选择执行单元(EXU)。可控制性/可观察性点可以使用寄存器文件和常量来实现。我们介绍了k级可控和可观察循环的概念,并证明了使所有循环k级可控/可观察的k <0足以满足很高的测试效率。新的可测试性措施消除了传统DFT技术对直接(零级)所有回路进行可控/可观察的需求,从而显着减少了所需的硬件开销,并使非扫描DFT方法可行且有效。我们讨论了避免重复区域形成的方法,同时添加了测试点以使环路k级可控/可观察。我们介绍了双点,它们利用了循环的不同可控制性/可观察性级别,以使一个循环可控制,同时使另一个循环可观察。我们提出了有效的算法,以添加尽可能少的硬件,从而使数据路径中所有循环都可以控制/可观察到,而无需使用扫描FF。非扫描DFT技术已应用于多个数据路径电路。实验结果证明了k级可测性度量的有效性,以及使用分布式和双点生成具有减少硬件开销的易于测试的数据路径的有效性。非扫描设计所需的硬件开销和测试应用时间明显低于部分扫描设计。最重要的是,实验结果证明了RT级DFT技术产生不可扫描的可测试数据路径的能力,该路径可以进行快速测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号