首页> 外文期刊>IEEE Electron Device Letters >Effect of back-gate bias on tunneling leakage in a gated P/sup +/-n diode
【24h】

Effect of back-gate bias on tunneling leakage in a gated P/sup +/-n diode

机译:背栅偏置对栅极P / sup +/- n二极管中隧道漏电的影响

获取原文
获取原文并翻译 | 示例

摘要

The author describes observations of a thin-oxide gate-controlled p/sup +/-n diode in which tunneling leakage current characteristics were seen to have both dependent and independent components due to the substrate bias voltage. Previously proposed models for leakage current do not account for this observation. It is argued that this observation can be reasonably explained by the nature of the modulation of the surface space-charge region over the heavily doped p/sup +/ region as well as over the n-type substrate.
机译:作者介绍了对薄氧化物栅极控制的p / sup +/- n二极管的观察结果,其中由于衬底偏置电压,隧道漏电流特性被视为具有相关分量和独立分量。先前提出的泄漏电流模型不能解决此问题。有人认为,可以通过重掺杂的p / sup + /区域以及n型衬底上的表面空间电荷区域的调制性质来合理地解释这一观察结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号