Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs

摘要

A set of device-circuit co-design techniques oriented to increase the resilience of FinFET SRAMs circuits is presented in this paper. Co-optimization of fin ratio, thickness, orientation and height are investigated and its impact on performance and area evaluated.