A systolic (VLSI) array using RNS for digital signal processing applications

摘要

A high speed one-dimensional systolic array is proposed for implementing finite impulse response (FIR) digital filters.The structure is completely pipelined, that is, the throughput rate (bits/sec.) is independent of the filter length.Residue Number System (RNS) is used for implementing the mathematical operations.RNS has a parallel nature where the arithmetic operations are performed independently for each modulus which enhances the system speed.VLSI is used as a fabrication medium which supports the modular implementation.The building block unit is a multi-look-up table module which has two possible configurations.The area-time complexity of an FIR structure is analyzed based on an RNS computational model.