首页> 外文会议>Annual Pan Pacific microelectronics symposium >EVALUATING TECHNOLOGIES FOR TESTING HIGH SPEED HIGH DENSITY BALL GRID ARRAY PACKAGES
【24h】

EVALUATING TECHNOLOGIES FOR TESTING HIGH SPEED HIGH DENSITY BALL GRID ARRAY PACKAGES

机译:评估高速高密度球栅阵列套件的测试技术

获取原文

摘要

Very high clock speeds (GHz range), fine pin densities (below 0.8 mm pitch) and high pin counts (over 1000) are becoming common in integrated circuits. Packaging for such devices must feature finer interconnections as well as better electrical and thermal performance. Testing and troubleshooting these high-speed and high-density Integrated Circuit (IC) packages requires an innovative solution to the challenges of designing a high-quality, high-speed socket for test, burn-in, development and production stages. Testing can be classified into two categories — IC level and System level. IC level testing involves evaluating life and performance of the IC devices such as Microprocessors, Application Specific Integrated Circuits (ASIC), and Microcontrollers. System level testing involves evaluating the functional application of those devices under different environments. Both kinds of testing need different sets of criteria for validating the final product. The intention of this paper is to compare two interconnect technologies (embedded wire on elastomer and spring probes) for testing high speed, high density IC packages to meet IC and System level characteristics. Both these technologies are compression style solder-less contactors. Experimental test results include continuity resistance measured using 4-wire setting, thermal cycling, compression force characteristics, current carrying capacity, stress analysis and endurance characteristics. A SPICE-compatible lumped element model for high frequency application is addressed for each contactor.
机译:非常高的时钟速度(GHz范围内),细针密度(低于0.8毫米间距)和高销数(超过1000)在集成电路越来越普遍。包装这样的设备都必须具有更精细的互连以及更好的电气和热性能。测试和故障排除这些高速,高密度集成电路(IC)封装需要一个创新的解决方案,设计用于测试高品质,高速插座的挑战,老化,开发和生产阶段。测试可以分为两大类 - IC级和系统级。 IC水平测试包括评估所述IC器件的寿命和性能,例如微处理器,专用集成电路(ASIC)以及微控制器。系统级测试涉及评估在不同环境下这些设备的功能性的应用程序。这两种类型的测试需要不同的标准,用于验证最终产品。本文的意图是提供一种用于测试高速,高密度的IC封装,以满足IC和系统级特性比较两个互连技术(上弹性体和弹簧探针嵌入线)。这两种技术都是压缩型少焊料接触。实验测试结果包括使用4线设置测定导通电阻,热循环,压缩力特性,载流能力,应力分析和耐久特性。用于高频应用A SPICE兼容集总电路对每个接触器被寻址。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号