首页> 外文会议>Pan Pacific Microelectronics Symposium >EVALUATING TECHNOLOGIES FOR TESTING HIGH SPEED HIGH DENSITY BALL GRID ARRAY PACKAGES
【24h】

EVALUATING TECHNOLOGIES FOR TESTING HIGH SPEED HIGH DENSITY BALL GRID ARRAY PACKAGES

机译:评估高速高密度球栅阵列包装的评估技术

获取原文

摘要

Very high clock speeds (GHz range), fine pin densities (below 0.8 mm pitch) and high pin counts (over 1000) are becoming common in integrated circuits. Packaging for such devices must feature finer interconnections as well as better electrical and thermal performance. Testing and troubleshooting these high-speed and high-density Integrated Circuit (IC) packages requires an innovative solution to the challenges of designing a high-quality, high-speed socket for test, burn-in, development and production stages. Testing can be classified into two categories — IC level and System level. IC level testing involves evaluating life and performance of the IC devices such as Microprocessors, Application Specific Integrated Circuits (ASIC), and Microcontrollers. System level testing involves evaluating the functional application of those devices under different environments. Both kinds of testing need different sets of criteria for validating the final product. The intention of this paper is to compare two interconnect technologies (embedded wire on elastomer and spring probes) for testing high speed, high density IC packages to meet IC and System level characteristics. Both these technologies are compression style solder-less contactors. Experimental test results include continuity resistance measured using 4-wire setting, thermal cycling, compression force characteristics, current carrying capacity, stress analysis and endurance characteristics. A SPICE-compatible lumped element model for high frequency application is addressed for each contactor.
机译:在集成电路中,非常高的时钟速度(GHz范围),精细的引脚密度(0.8毫米间距以下)和大量的引脚数(超过1000个)正变得越来越普遍。此类设备的包装必须具有更精细的互连以及更好的电气和热性能。对这些高速和高密度集成电路(IC)封装进行测试和故障排除,需要创新的解决方案来应对设计用于测试,老化,开发和生产阶段的高质量,高速插座的挑战。测试可以分为两类-IC级和系统级。 IC级测试涉及评估诸如微处理器,专用集成电路(ASIC)和微控制器之类的IC设备的寿命和性能。系统级测试涉及评估这些设备在不同环境下的功能应用。两种测试都需要使用不同的标准集来验证最终产品。本文的目的是比较两种互连技术(在弹性体和弹簧探针上嵌入导线)来测试高速,高密度的IC封装,以满足IC和系统级特性。这两种技术都是压缩式无焊料接触器。实验测试结果包括使用4线制设置测得的连续性电阻,热循环,压缩力特性,载流能力,应力分析和耐久特性。针对每个接触器,提出了适用于高频应用的SPICE兼容集总元件模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号