首页> 外文会议>International Symposium on Semiconductor Wafer Bonding >Silicon Wafer Direct Bonding for Smart-cut SOI with Buried Tungsten Silicide Layer
【24h】

Silicon Wafer Direct Bonding for Smart-cut SOI with Buried Tungsten Silicide Layer

机译:硅晶片直接键合,用埋地硅化物层进行智能切割的SOI

获取原文

摘要

Smart-cut technology used for the production of submicron SOI has developed fast during the last a few years. It has now became a standard approach to prepare integrated materials [1,2]. In this paper, a smart-cut process for the production of SOI substrate with a buried tungsten silicide layer is investigated. These substrates are employed for high frequency, low power devices. The starting substrate is 100 mm diameter p-type silicon with a resistivity of 10-15 W-cm. A WSi 2 layer of 250 nm thick was deposited by Low Pressure CVD (LPCVD). This WSi2 layer was then coated by a combination of polycrystalline silicon TEOS. The TEOS was densified and polished before ion implantation. Ion ranges were decided by SRIM96 [3] computer simulation. THe wafers were implanted a energies between 50 to 160 keV in the dose range of 4 * 10 16 to 9 * 10 16 ions/cm 2. Some H and He co-implantation smart-cut split experiments have also been conducted. Wafers were cleaned by modified RCA1 clean and the surface activated, prior to bonding by O 2 plasma exposure and DI water rinse. Active wafers were directly bonded to handle silicon having a 400 nm thick SiO2 layer. The split and bond strengthening thermal treatments were 500 0 C for up to 2 h. and 1050 0 C for 2 h. respectively. A number of reference wafer bonding tests were conducted to obtain useful data. The crack-opening method has been employed to measure the bonding energies. The results show that the with modified RCA1 cleaned only, bonding is not strong enough to transfer layer. Only some flacks were layer. Oxygen plasma activation of the bonding surface is crucial in this process. In this paper we will show that SOI with buried tungsten silicide structure could be fabricated by smart-cut process. Bonding process incorporates standard IC compatible layers.
机译:用于生产亚微米SOI的智能剪切技术在过去几年中发达了快速。现在已成为制备综合材料的标准方法[1,2]。本文研究了一种用掩埋钨层生产SOI衬底的智能切割过程。这些基板用于高频,低功率器件。起始基板是100mm直径的P型硅,电阻率为10-15W-cm。通过低压CVD(LPCVD)沉积WSI 2层250nm厚。然后通过多晶硅TEOS的组合涂覆该WSI2层。在离子植入前致密并抛光TEOS。通过SRIM96 [3]计算机模拟来决定离子范围。将晶片植入在4×10 16至9〜9〜9×10 16离子2的剂量范围内的50至160keV之间的能量。一些H和HE和HE植入智能切割分流实验也进行了。通过改性的RCA1清洁晶片清洁和表面活化,在通过O 2等离子体暴露和DI水冲洗之前,表面活化。直接键合活性晶片以处理具有400nm厚的SiO 2层的硅。分裂和粘合强化热处理为500 0℃,最多2小时。和1050 0 C 2小时。分别。进行许多参考晶片键合测试以获得有用的数据。已经采用裂缝开度方法来测量粘合能量。结果表明,仅使用改性的RCA1清洁,粘接不足以转移层。只有一些絮状物是层。粘合表面的氧等离子体活化在该过程中至关重要。在本文中,我们将展示具有埋地硅化物结构的SOI可以通过智能切割过程来制造。粘合过程包含标准IC兼容层。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号