首页> 外文会议>IEEE International Workshop on Integrated Power Packaging >Chip-level and package-level thermal constraints in power semiconductor switch modules
【24h】

Chip-level and package-level thermal constraints in power semiconductor switch modules

机译:功率半导体开关模块中的芯片级和封装级热约束

获取原文

摘要

A simple model for heat generation and heat spreading, and temperature rise of the active region of a power semiconductor switch is presented by properly accounting for semiconductor and package thermal and heat capacity parameters. The model is used to estimate the effect of finite substrate thickness in silicon and wide bandgap (WBG) power switching devices on junction temperature rise. Whereas 4H-SiC power devices show superior thermal performance compared to either GaN or silicon power devices, calculations suggest the need to thin down the current state-of-the-art 4H-SiC substrates by at least a factor of two, and the need to increase thermal conductivity of GaN substrates. The model is also used to estimate the power-handling capability of power switch modules, and the experimental data is shown to be in good agreement with the theoretical model for 1700V/25A 4H-SiC JBS power diodes.
机译:通过适当地占半导体和封装热容量参数,通过适当地占用半导体和封装热容量参数来提出一种用于发热和散热的简单模型,以及功率半导体开关的有源区的温度升高。该模型用于估计在结升温上硅和宽带隙(WBG)电源开关装置中有限衬底厚度的影响。虽然4H-SIC电源器件与GAN或硅功率器件相比显示出卓越的热性能,但计算表明需要将当前最先进的4H-SIC基板薄至少两个,并且需要增加GaN基材的导热率。该模型还用于估计电源开关模块的电源处理能力,实验数据显示与1700V / 25A 4H-SIC JBS电源二极管的理论模型良好。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号