首页> 外文会议>China Semiconductor Technology International Conference >Process loading reduction on SADP FinFET etch
【24h】

Process loading reduction on SADP FinFET etch

机译:减少SADP FinFET蚀刻的工艺负载

获取原文

摘要

In this paper, we investigated the dense-isolated loading topics in Self-Aligned-Double-Patterning (SaDP) FinFET etching process from the point of view of etching parameters. The introduction of pulsing plasma plays an important role on suppressing dense-isolated loading in both core and shallow trench isolation (STI) etch. Besides, film stack selection is also very critical for loading control. We summarized the loading control trend in both core and STI etch. Based on the experimental and theoretical learning, we successfully delivered a FinFET STI etching process for 14 nm technology node.
机译:在本文中,我们从蚀刻参数的角度研究了自对准双图案(SaDP)FinFET蚀刻工艺中的密集隔离载荷主题。脉冲等离子体的引入在抑制核心和浅沟槽隔离(STI)蚀刻中的密集隔离负载方面起着重要作用。此外,胶卷堆的选择对于装载控制也很关键。我们总结了核心和STI蚀刻中的加载控制趋势。在实验和理论学习的基础上,我们成功地为14 nm技术节点提供了FinFET STI蚀刻工艺。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号