首页> 外文会议>China Semiconductor Technology International Conference >Process loading reduction on SADP FinFET etch
【24h】

Process loading reduction on SADP FinFET etch

机译:SADP FinFET蚀刻的过程加载减少

获取原文

摘要

In this paper, we investigated the dense-isolated loading topics in Self-Aligned-Double-Patterning (SaDP) FinFET etching process from the point of view of etching parameters. The introduction of pulsing plasma plays an important role on suppressing dense-isolated loading in both core and shallow trench isolation (STI) etch. Besides, film stack selection is also very critical for loading control. We summarized the loading control trend in both core and STI etch. Based on the experimental and theoretical learning, we successfully delivered a FinFET STI etching process for 14 nm technology node.
机译:本文从蚀刻参数的角度调查了自对准 - 双图案化(SADP)Finfet蚀刻过程中的密集隔离负载主题。脉冲等离子体的引入在抑制芯和浅沟槽隔离(STI)蚀刻中抑制密集隔离负载起作用重要作用。此外,薄膜堆栈选择对于加载控制也非常关键。我们总结了核心和STI蚀刻的加载控制趋势。基于实验和理论学习,我们成功为14个NM技术节点提供了FinFET STI蚀刻过程。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号