Input ESD protection circuit design with special considerations for gate oxide protection in nanoscale technologies

摘要

A novel input ESD protection circuit design is proposed in this paper. Voltage amplitude detection components are added into the novel design to effectively isolate gate oxide of input receiver from input pad to avoid voltage overshoots damage in ESD events while negligible signal degradation is maintained in normal data transmission.