首页> 外国专利> Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation

Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation

机译:利用选择性掩膜,蚀刻和氧化的半导体器件的制造方法

摘要

Disclosed is a method for manufacturing a semiconductor device. In this method an oxidation-resistive insulating film is formed on a silicon body of a one conductivity type. A first impurity region of the opposite conductivity type is selectively formed in said semiconductor body before or after said insulating film is formed. Part of said insulating film which corresponds to part of said first impurity region is etched and exposed portions of said silicon body are etched by isotropic etching to a predetermined depth, using said oxidation- resistive insulating film as a mask. An impurity of the opposite conductivity type is doped into said first impurity region, using said insulating film as a mask, so that a second impurity region of the opposite conductivity type whose concentration is higher than a concentration of said first impurity region is formed in said first impurity region and said silicon body. Thermal oxidation is performed using said insulating film as a mask, so that a continuous oxide film is formed to cover exposed portions of said first impurity region, said second impurity region and said semiconductor body. And a third impurity region of the one conductivity type is formed in said first impurity region which is exposed, after part of said insulating film on said first impurity region is etched.PP The method of this invention is advantageous for manufacture of a bipolar integrated circuit of high switching operation, high integration density and high reliability.
机译:公开了一种用于制造半导体器件的方法。在该方法中,在一种导电类型的硅体上形成抗氧化绝缘膜。在形成所述绝缘膜之前或之后,在所述半导体主体中选择性地形成相反导电类型的第一杂质区域。使用所述抗氧化绝缘膜作为掩模,蚀刻与所述第一杂质区域的一部分相对应的所述绝缘膜的一部分,并且通过各向同性蚀刻将所述硅体的暴露部分蚀刻至预定深度。使用所述绝缘膜作为掩模,将相反导电类型的杂质掺杂到所述第一杂质区域中,从而在所述第一杂质区域中形成浓度高于所述第一杂质区域的浓度的相反导电类型的第二杂质区域。第一杂质区和所述硅体。使用所述绝缘膜作为掩模进行热氧化,从而形成连续的氧化膜以覆盖所述第一杂质区域,所述第二杂质区域和所述半导体本体的暴露部分。并且,在所述第一杂质区域上的所述绝缘膜的一部分被蚀刻之后,在露出的所述第一杂质区域中形成一个导电类型的第三杂质区域。本发明的方法对于制造是有利的。高开关操作,高集成度和高​​可靠性的双极集成电路的原理。

著录项

  • 公开/公告号US4412378A

    专利类型

  • 公开/公告日1983-11-01

    原文格式PDF

  • 申请/专利权人 TOKYO SHIBAURA DENKI KABUSHIKI KAISHA;

    申请/专利号US19820351251

  • 发明设计人 KAZUYOSHI SHINADA;

    申请日1982-02-22

  • 分类号H01L21/302;H01L21/265;

  • 国家 US

  • 入库时间 2022-08-22 09:48:14

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号