首页> 外国专利> SEMICONDUCTOR ASSEMBLY FOR IMPROVED DEVICE WARPAGE AND SOLDER BALL COPLANARITY

SEMICONDUCTOR ASSEMBLY FOR IMPROVED DEVICE WARPAGE AND SOLDER BALL COPLANARITY

机译:半导体组件,用于改善器件的翘曲和锡球共面性

摘要

A semiconductor device with a chip (505), its position defining a plane, and an insulating substrate (503) with first and second surfaces, the substrate is substantially coplanar with the chip, without warpage. One of the chip sides is attached to the first substrate surface using adhesive matepal (504), which has a thickness. The thickness of the adhesive matepal is distnbuted so that the thickness (504b) under the central chip area is equal to or smaller than the matenal thickness (504a) under the peripheral chip areas. Encapsulation compound (701 ) is embedding all remaining chip sides and the portions of the first substrate surface, which are not involved in the chip attachment. When reflow elements (720) are attached to the substrate contact pads, they are substantially coplanar with the chip.
机译:一种具有芯片(505)的半导体器件,其位置限定一个平面,以及具有第一和第二表面的绝缘衬底(503),该衬底与芯片基本共面,没有翘曲。芯片侧中的一个使用具有厚度的粘合剂材料(504)附接到第一衬底表面。使粘合剂材料的厚度分开,以使中心芯片区域下方的厚度(504b)等于或小于外围芯片区域下方的材料厚度(504a)。封装化合物(701)嵌入了所有剩余的芯片侧和第一基板表面的不与芯片连接有关的部分。当回流元件(720)附接到衬底接触垫时,它们与芯片基本共面。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号