STRESS MEMORIZATION DIELECTRIC OPTIMIZED FOR NMOS AND PMOS

摘要

A method for forming a tensile SiN stress layer for stress memorization enhancement of NMOS transistors with a high Si—H/N—H bond ratio that does not degrade PMOS transistors.