首页>
外国专利>
Stress memorization dielectric optimized for NMOS and PMOS
Stress memorization dielectric optimized for NMOS and PMOS
展开▼
机译:针对NMOS和PMOS优化的应力记忆电介质
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for forming a tensile SiN stress layer for stress memorization enhancement of NMOS transistors with a high Si—H/N—H bond ratio that does not degrade PMOS transistors. A CMOS integrated circuit is processed through a NMOS source and drain implant but not through NMOS source and drain anneal. A SiN dielectric layer is deposited such that an area ratio of a Si—H peak to a N—H peak in a FTIR spectrum is greater than 7 and a tensile stress of the SiN dielectric is greater than 150 MPa. The CMOS integrated circuit is annealed after deposition of the SiN dielectric layer and the SiN dielectric layer is removed from at least a part of the integrated circuit.
展开▼