首页> 外国专利> DRAM fabricated on silicon (SOI) on-insulator substrate having a two digit line hierarchy, DRAM array, and a method of manufacturing the same

DRAM fabricated on silicon (SOI) on-insulator substrate having a two digit line hierarchy, DRAM array, and a method of manufacturing the same

机译:具有两位线层次的在绝缘体上硅上制造的DRAM,DRAM阵列及其制造方法

摘要

DRAM which possesses two hierarchical digital lines is formed on the silicon SOI baseplate on the insulator. Compared to in detail, the digital line in each complimentary digital line pair, is arranged with respect to opposite side of the SOI baseplate. In one execution form, the digital line, is formed between the memory cell capacitors (67 and 68), the digital line is formed to the upper part of the capacitor in 2nd execution form. It is produced on the SOI baseplate and DRAM array has with the plural digital line pairs which extend according to each line of plural memory cells and the memory cell which are arranged in active silicon layer of the baseplate and the plural access transistors which are produced in active silicon layer. Selective figure Figure 8
机译:在绝缘子的硅SOI基板上形成具有两条分层数字线的DRAM。与细节相比,每个互补数字线对中的数字线都相对于SOI基板的相对侧进行排列。在一种执行方式中,在存储单元电容器(67和68)之间形成数字线,在第二种执行方式中,数字线形成在电容器的上部。它在SOI基板上生产,并且DRAM阵列具有多个数字线对,该数字线对根据布置在基板的有源硅层中的多个存储单元和存储单元的每条线延伸,并在其中制造多个访问晶体管。有源硅层。<选择图>图8

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号