首页>
外国专利>
Wafer level chip scale package and method of fabricating wafer level chip scale package
Wafer level chip scale package and method of fabricating wafer level chip scale package
展开▼
机译:晶片级芯片规模封装及其制造方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A wafer level chip scale package includes a first dielectric layer having a first surface, a second surface, and a main through hole passing through the first dielectric layer between the first and second surfaces. A semiconductor die is disposed in the main through hole of the first dielectric layer and including a bond pad disposed away from the first surface of the first dielectric layer. A redistribution layer is electrically connected to the bond pad of the semiconductor die and extends along the second surface of the first dielectric layer. A second dielectric layer covers the first dielectric layer and the redistribution layer and has an opening exposing the redistribution layer. An under bump metal fills the opening of the second dielectric layer and is electrically connected to the redistribution layer. A solder ball is electrically connected to the under bump metal.
展开▼