The present invention relates to a multi-core CPU system capable of adjusting L2 cache characteristics, wherein the multi-core CPU system comprises; a shared L2 cache; an access control logic circuit; cores accessing the shared L2 cache, respectively, through the access control logic circuit; and a size adjusting circuit adjusting the size of the shared L2 cache in response to a signal indicating the number of operating cores among the cores.
展开▼
