A device and fabrication techniques are described that employ wafer-level packaging techniques to fabricate semiconductor devices that include an embedded integrated circuit chip device and an embedded passive device on a semiconductor wafer device. In implementations, the wafer-level package device includes a semiconductor wafer device, an embedded integrated circuit chip, an embedded passive device, an encapsulation structure covering at least a portion of the semiconductor wafer device, the embedded integrated circuit chip, and the embedded passive device, at least one redistribution layer structure, and at least one solder bump for providing electrical interconnectivity to the devices. Once the wafer is singulated into semiconductor devices, the semiconductor devices may be mounted to a printed circuit board, and the solder bumps may provide electrical interconnectivity through the backside of the device that interface with pads of the printed circuit board.
展开▼
