首页> 外国专利> DESIGN AND IMPLEMENTATION OF SHIELDED CHANNEL DOUBLE GATE JUNCTIONLESS METAL OXIDE SEMICONDUCTOR TRANSISTOR FOR LOW POWER AND HIGH PERFORMANCE

DESIGN AND IMPLEMENTATION OF SHIELDED CHANNEL DOUBLE GATE JUNCTIONLESS METAL OXIDE SEMICONDUCTOR TRANSISTOR FOR LOW POWER AND HIGH PERFORMANCE

机译:低功率,高性能屏蔽双通道双栅金属氧化物半导体晶体管的设计与实现

摘要

A Shielded channel double gate junctionless metal oxide semiconductor transistor is described. In one aspect, a transistor device comprises a semiconductor material. The semiconductor material comprises first, second and third portions. The first, second and third portions are doped with dopants of the same polarity and the same concentrations. The transistor device further comprises an electrode connected to the second portion. A current flows between the first and third portions when a voltage is applied to the electrode
机译:描述了一种屏蔽沟道双栅无结金属氧化物半导体晶体管。在一个方面,一种晶体管器件包括半导体材料。半导体材料包括第一,第二和第三部分。第一部分,第二部分和第三部分掺杂有相同极性和相同浓度的掺杂剂。该晶体管器件还包括连接至第二部分的电极。当向电极施加电压时,电流在第一部分和第三部分之间流动

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号