首页>
外国专利>
Reduced parasitic capacitance and contact resistance in extremely thin silicon-on-insulator (ETSOI) devices due to wrap-around structure of source/drain regions
Reduced parasitic capacitance and contact resistance in extremely thin silicon-on-insulator (ETSOI) devices due to wrap-around structure of source/drain regions
展开▼
机译:由于源极/漏极区的环绕结构,降低了极薄的绝缘体上硅(ETSOI)器件的寄生电容和接触电阻
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor device includes a buried dielectric layer and a semiconductor layer provided on the buried dielectric layer. A gate structure is formed on the semiconductor layer and has portions of the semiconductor layer extending beyond the gate structure. Source and drain regions are wrapped around ends of the semiconductor layer such that a first portion of the source and drain regions is formed on a first side of the semiconductor layer adjacent to the gate structure, and a second portion of the source and drain regions is formed on a second side of the semiconductor layer opposite the first side.
展开▼