首页> 外国专利> Method of manufacturing a semiconductor device to prevent occurrence of short-channel characteristics and parasitic capacitance

Method of manufacturing a semiconductor device to prevent occurrence of short-channel characteristics and parasitic capacitance

机译:防止出现短沟道特性和寄生电容的半导体器件的制造方法

摘要

Occurrence of short-channel characteristics and parasitic capacitance of a MOSFET on a SOI substrate is prevented.;A sidewall having a stacked structure obtained by sequentially stacking a silicon oxide film and a nitride film is formed on a side wall of a gate electrode on the SOI substrate. Subsequently, after an epitaxial layer is formed beside the gate electrode, and then, the nitride film is removed. Then, an impurity is implanted into an upper surface of the semiconductor substrate with using the gate electrode and the epitaxial layer as a mask, so that a halo region is formed in only a region of the upper surface of the semiconductor substrate which is right below a vicinity of both ends of the gate electrode.
机译:防止在SOI衬底上发生MOSFET的短沟道特性和寄生电容。;具有依次通过堆叠氧化硅膜和氮化膜而获得的堆叠结构的侧壁形成在栅电极的侧壁上。 SOI基板。随后,在栅电极旁边形成外延层之后,然后,去除氮化物膜。然后,通过使用栅电极和外延层作为掩模将杂质注入到半导体衬底的上表面中,从而仅在半导体衬底的上表面的正下方的区域中形成晕圈区域。栅电极的两端附近。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号