首页>
外国专利>
INTEGRATED CIRCUIT (IC) DEVICE INCLUDING A FORCE MITIGATION SYSTEM FOR REDUCING UNDER-PAD DAMAGE CAUSED BY WIRE BOND
INTEGRATED CIRCUIT (IC) DEVICE INCLUDING A FORCE MITIGATION SYSTEM FOR REDUCING UNDER-PAD DAMAGE CAUSED BY WIRE BOND
展开▼
机译:包括强制缓解系统的集成电路(IC)装置,用于减少导线粘结引起的欠压损坏
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit chip (die) may include a force mitigation system for reducing or mitigating under-pad stresses typically caused by wire bonding. The IC die may include wire bond pads and a force mitigation system formed below each wire bond pad. The force mitigation system may include a “shock plate” (e.g., metal region), a sealing layer located above the shock plate, and a force mitigation layer including an array of sealed voids between the metal region and the sealing layer. The sealed voids in the force mitigation layer may be defined by forming openings in an oxide dielectric layer and forming a non-conformal sealing layer over the openings to define an array of sealed voids. The force mitigation system may mitigate stresses caused by a wire bond on each wire bond pad, which may reduce or eliminate wire-bond-related damage to semiconductor devices located in the under-pad regions of the die.
展开▼