首页> 外国专利> Dual channel cmos having common gate stacks

Dual channel cmos having common gate stacks

机译:具有公共栅极堆叠的双通道cmos

摘要

Embodiments are directed to a method and resulting structures for a dual channel complementary metal-oxide-semiconductor (CMOS) having common gate stacks. A first semiconductor fin is formed on a substrate. A second semiconductor fin is formed adjacent to the first semiconductor fin on the substrate. An oxide layer is formed over the first and second semiconductor fins and annealed at a temperature effective to increase a germanium concentration of the second semiconductor fin. The annealing process is selective to the second semiconductor fin and does not increase a germanium concentration of the first semiconductor fin.
机译:实施例针对具有共用栅极堆叠的双通道互补金属氧化物半导体(CMOS)的方法和所得结构。在衬底上形成第一半导体鳍。在衬底上与第一半导体鳍相邻地形成第二半导体鳍。在第一半导体鳍和第二半导体鳍上方形成氧化物层,并在有效增加第二半导体鳍的锗浓度的温度下对其进行退火。退火工艺对第二半导体鳍是选择性的,并且不会增加第一半导体鳍的锗浓度。

著录项

  • 公开/公告号GB201916582D0

    专利类型

  • 公开/公告日2020-01-01

    原文格式PDF

  • 申请/专利权人 INTERNATIONAL BUSINESS MACHINES CORPORATION;

    申请/专利号GB20190016582

  • 发明设计人

    申请日2018-05-11

  • 分类号

  • 国家 GB

  • 入库时间 2022-08-21 11:00:15

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号