首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics
【24h】

Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics

机译:用于低功耗3-D图形的分段多项式函数评估的双通道倍增器

获取原文
获取原文并翻译 | 示例

摘要

A dual-channel multiplier (DCM) for energy efficient second-order piecewise-polynomial function evaluation for 3-D graphics applications is presented in this paper. The performance of the evaluation process is highly dependent on the design of the multiplication and squaring structure. A novel hardware implementation for polynomial evaluation is presented. The proposed approach compensates the complex multipliers by using DCM which reduces the hardware complexity. The DCM scheme performs complex functions with power-efficient and area-efficient approach. The multiplier reduces the hardware computational effort in the piecewise polynomial approximation with uniform or nonuniform segmentation. For large operand input size, a multiplier adder converter and a dedicated radix-4 squaring unit are also proposed. These units achieve the least power consumption compared to previous approaches with large input word size. Comparison with general purpose multiplication has shown reduction in power, and delay by up to 36%, and 50%, respectively. The proposed technique exhibits up to 93% saving in power consumption compared to the current traditional schemes.
机译:本文提出了一种用于节能二阶分段 - 多项式函数评估的双通道乘数(DCM)。评估过程的性能高度依赖于乘法和平方结构的设计。提出了一种多项式评估的新硬件实现。所提出的方法通过使用DCM来补偿复杂的乘法器,这降低了硬件复杂性。 DCM方案采用功率有效和区域高效的方法进行复杂功能。乘数通过均匀或非均匀分割来降低分段多项式近似的硬件计算工作。对于大型操作数输入大小,还提出了一种乘法器加法器转换器和专用的基数-4平方单元。与以前的输入字大小的方法相比,这些单位达到了最小的功耗。与通用乘法的比较显示出功率的降低,延迟高达36%和50%。与当前的传统方案相比,该拟议的技术展示了功耗高达93%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号