首页>
外国专利>
Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing
Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing
展开▼
机译:具有延迟评估阵列乘法器和低功耗存储器寻址的数字信号处理器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A digital signal processor including a digital FIR filter and memory for storing filter coefficients operates at a reduced power level by using array multipliers that calculate partial products only when the partial products in a preceding row of the array have stabilized. The dynamic CMOS adder arrays in each multiplier are triggered to perform their evaluations only after predetermined time periods have elapsed, which are sufficient to permit the preceding row to stabilize. Coefficients are addressed from the memory using low-power addressing circuits, such as a Gray code counter or a one-bit wide circular shift register, so that the overall digital signal processor consumes a reduced amount of power during memory addressing.
展开▼