首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >A general framework for vertex orderings with applications to circuit clustering
【24h】

A general framework for vertex orderings with applications to circuit clustering

机译:顶点排序的通用框架及其在电路集群中的应用

获取原文
获取原文并翻译 | 示例

摘要

Vertex orderings have been successfully applied to problems in netlist clustering and for system partitioning and layout. We present a vertex ordering construction that encompasses most reasonable graph traversals. Two parameters-an attraction function and a window-provide the means for achieving various graph traversals and addressing particular clustering requirements. We then use dynamic programming to optimality split the vertex ordering into a multiway clustering. Our approach outperforms several clustering methods in the literature in terms of three distinct clustering objectives. The ordering construction, by itself, also outperforms existing graph ordering constructions for this application. Tuning our approach to "meta-objectives", particularly clustering for two-phase Fiduccia-Mattheyses bipartitioning, remains an open area of research.
机译:顶点排序已成功应用于网表群集以及系统分区和布局中的问题。我们提出了包含最合理的图遍历的顶点排序结构。两个参数(吸引函数和窗口)为实现各种图形遍历和解决特定聚类需求提供了手段。然后,我们使用动态编程将顶点排序最佳化为多路聚类。就三个不同的聚类目标而言,我们的方法优于文献中的几种聚类方法。就此应用而言,排序结构本身也优于现有的图形排序结构。调整我们的“元目标”方法,特别是两相基准Fiduccia-Mattheyses划分的聚类,仍然是一个开放的研究领域。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号