首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Efficient test-point selection for scan-based BIST
【24h】

Efficient test-point selection for scan-based BIST

机译:基于扫描的BIST的有效测试点选择

获取原文
获取原文并翻译 | 示例

摘要

We propose a test point selection algorithm for scan-basednbuilt-in self-test (BIST). Under a pseudorandom BIST scheme, thenobjectives are (1) achieving a high random pattern fault coverage, (2)nreducing the computational complexity, and (3) minimizing thenperformance as well as the area overheads due to the insertion of testnpoints. The proposed algorithm uses a hybrid approach to accuratelynestimate the profit of the global random testability of a test pointncandidate. The timing information is fully integrated into the algorithmnto access the performance impact of a test point. In addition, ansymbolic procedure is proposed to compute testability measures morenefficiently for circuits with feedbacks so that the test point selectionnalgorithm can be applied to partial-scan circuits. The experimentalnresults show the proposed algorithm achieves higher fault coverages thannprevious approaches,with a significant reduction of computationalncomplexity. By taking timing information into consideration, thenperformance degradation can he minimized with possibly more test points
机译:我们提出了一种基于扫描的内置自测(BIST)的测试点选择算法。在伪随机BIST方案下,目标是(1)实现高随机模式故障覆盖率;(2)降低计算复杂度;以及(3)最小化性能以及由于插入测试点而造成的区域开销。所提出的算法使用混合方法来准确估计测试点候选者的全局随机可测试性的收益。时序信息已完全集成到算法中,以访问测试点的性能影响。此外,提出了一种符号化程序来更有效地计算具有反馈的电路的可测性度量,从而将测试点选择算法应用于部分扫描电路。实验结果表明,与以前的方法相比,所提算法具有更高的故障覆盖率,并显着降低了计算复杂度。通过考虑时序信息,可以用更多的测试点将性能下降降到最低

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号