首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method
【24h】

Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method

机译:使用相对电感提取方法的大规模耦合RLC互连的加速建模

获取原文
获取原文并翻译 | 示例

摘要

A new inductance extraction method is defined to accelerate modeling of massively coupled resistance–inductance–capacitance (RLC) interconnects. The new relative inductance generates a sparse inductance matrix. Therefore, it enables modeling of large circuits with reasonable speed and accuracy. It maintains accuracy for a wide frequency range, even for the cases that there are far inductance couplings. It is demonstrated that the relative inductance matrix is equivalent to the conventional partial inductance matrix. Simulations done for a 16-bit bus with each bus line divided into 32 segments show that the simulations using the relative inductance method is 20 times faster and requires 9.5 times less memory compared to the established partial inductance method.
机译:定义了一种新的电感提取方法,以加快对大规模耦合的电阻-电感-电容(RLC)互连的建模。新的相对电感生成一个稀疏电感矩阵。因此,它能够以合理的速度和精度对大型电路进行建模。即使在电感耦合较远的情况下,它也能在较宽的频率范围内保持精度。结果表明,相对电感矩阵与传统的部分电感矩阵等效。对每条总线分为32段的16位总线进行的仿真显示,与已建立的部分电感方法相比,使用相对电感方法的仿真速度快20倍,所需内存减少9.5倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号