Clock Skew Minimization in Multiple Dynamic Supply Voltage with Adjustable Delay Buffers Restriction

摘要

Multiple dynamic supply voltage (MDSV) designs can be used to reduce power consumption. However, power modes operation with different voltages will cause increasing of the clock skew. The adjustable delay buffers (ADBs) can be used to minimize clock skew under different power modes but it is unlikely to add an unlimited number of ADBs in real world. In the paper, we first assign positions of adjustable delay buffers in a given clock tree to generate zero clock skew. If the number of ADBs is not satisfied with the constraints in the previous solution, a bottom-up method is then used to remove some adjustable delay buffers so that the clock skew is minimized under satisfying all constraints. Finally, the experimental results show that our design is very practical.