首页> 外文期刊>Journal of Circuits, Systems, and Computers >High Performance CMOS Current Mirror Using Class-AB Level Shifted Bulk Driven Flipped Voltage Follower Cell
【24h】

High Performance CMOS Current Mirror Using Class-AB Level Shifted Bulk Driven Flipped Voltage Follower Cell

机译:高性能CMOS电流镜,采用AB类电平移位的批量驱动翻转电压跟随器单元

获取原文
获取原文并翻译 | 示例

摘要

This paper presents a novel current mirror structure based on level shifted class-AB flipped voltage follower cell, which operates at the supply voltage of 1.2 V. The level shifted class-AB flipped voltage follower cell and regulated cascode structure are used at the input and the output stages to achieve low input resistance and very high output resistance, respectively. A comparison of performance parameters of the proposed current mirror with existing structures shows that the proposed current mirror has a very less current tracking error of 0.99%, high output resistance of 18.7 M Omega, wide bandwidth of 239.245 MHz and low power dissipation of 104 mu W. The proposed circuit has been simulated in Cadence virtuoso analog design environment and layout of the proposed circuit has been designed in Cadence virtuoso layout XL editor using BSIM3V3 180 nm CMOS technology. The post-layout simulation results have also been presented to demonstrate the effectiveness of the proposed circuit.
机译:本文提出了一种基于电平移位的AB类翻转电压跟随器单元的新型电流镜结构,其工作电压为1.2V。输入和输出端均使用了电平移位的AB类翻转电压跟随器单元和稳压共源共栅结构。输出级分别实现低输入电阻和非常高的输出电阻。所建议的电流镜与现有结构的性能参数比较表明,所建议的电流镜具有极低的电流跟踪误差0.99%,高输出电阻18.7 M Omega,宽带宽239.245 MHz和低功耗104μm W.在Cadence virtuoso模拟设计环境中对拟议电路进行了仿真,并使用BSIM3V3 180 nm CMOS技术在Cadence virtuoso布局XL编辑器中设计了拟议电路的布局。还提供了布局后的仿真结果,以证明所提出电路的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号